There are many recent studies on memory effect, [1] [2] [3] [4] [5] [6] charge transport, 7, 8 and optical or photoelectronic properties 9 ,10 of ion-beam synthesized nanocrystal silicon ͑nc-Si͒ embedded in SiO 2 thin films. In particular, recently it has been demonstrated that the synthesis of nc-Si with verylow-energy ion implantation can be used to fabricate nanocrystal-based flash memories. 3 With a low-energy ion implantation, the nc-Si can be confined in a very narrow layer embedded in the gate oxide. To investigate the memory effect of nc-Si, a common practice is to form the structure of gate/control oxide/nc-Si layer/tunnel oxide/Si substrate. In the present study, the above structure is simplified by using a single very-low-energy ion implantation into a SiO 2 thin film to eliminate the deposition of the control oxide. 11 In the simplified structure, the nc-Si is distributed in a narrow layer in the gate oxide near the gate. The simplified structure exhibits memory effect and shows good retention characteristics. In addition, the structure can be used for the studies of current transport and single-electron charging of the nc-Si. Some interesting phenomena have been observed with the structure. It is shown that the nc-Si layer can seriously affect the current transport across the gate oxide of the structure. ͑sample 2͒ were then implanted into the SiO 2 thin films at 2 keV. A control sample with the same oxide thickness without Si + ion implantation was prepared also. Thermal annealing was carried out for all implanted samples in N 2 ambient at 1000°C for 1 h to induce nc-Si formation. The peak of Si concentration is located at ϳ6 nm underneath the SiO 2 surface as obtained from the stopping and range of ions in matter ͑SRIM͒ simulation. As revealed by the cross-sectional high-resolution transmission electron microscope ͑HRTEM͒ image shown in Fig. 1 , the nc-Si size is ϳ5 nm, and the nc-Si is confined in a narrow layer with a layer thickness of about the same as the nc-Si size. Aluminum was deposited and patterned to form the top and bottom electrodes. Capacitance-voltage ͑C-V͒ measurement was performed at the frequency of 1 MHz with a HP4284A LCR meter. Current-voltage ͑I-V͒ measurement was performed at room temperature using a HP4156A semiconductor parameter analyzer. Figure 2 shows the hysteresis effect in the C-V measurement from −8 to + 6 V and then from +6 to − 8 V. In con- trast to the control sample ͑i.e., without Si ion implantation͒ which doesnot show any hysteresis effect, both sample 1 ͑with a Si + dosage of 8 ϫ 10 16 cm −2 ͒ and sample 2 ͑with a Si + dosage of 1 ϫ 10 16 cm −2 ͒ show a large hysteresis effect. The hysteresis window is approximately ϳ1.8 V for sample 1 and ϳ0.6 V for sample 2, respectively, showing that a higher Si + dosage leads to a larger hysteresis effect. On the other hand, an increase in the capacitance at positive gate voltage is also observed for both sample 1 and sample 2 when the gate voltage is scanned from +6 to − 8 V, as shown in Fig. 2 . A higher Si + dosage leads to a large increase in the capacitance. The increase in the capacitance is due to the contribution of uncharged or neutral nanocrystals near the surface of SiO 2 to the total capacitance of the metaloxide-semiconductor ͑MOS͒ structure. 5, 6 Figure 3 shows the gate current as a function of gate voltage for pure SiO 2 sample, sample 1, and sample 2. As shown in this figure, the introduction of nc-Si into the gate oxide leads to a reduction in the onset voltage of the FowlerNordheim ͑FN͒ tunneling, and the onset voltage decreases with the nc-Si concentration. This can be explained in the following. As the nc-Si distributes from the SiO 2 surface to a depth of ϳ10 nm in the 30 nm gate oxide, the gate oxide can be virtually divided into two regions: Region 1 is a pure SiO 2 layer with a thickness T 1 ͑ϳ20 nm͒ and region 2 is a nc-Sidistributed region with a thickness T 2 ͑ϳ10 nm͒. When the FN tunneling occurs at the interface of gate oxide/substrate, it is determined by the electric field ͑E 1 ͒ in region 1 ͑i.e., the pure SiO 2 region͒. For the FN tunneling to occur, E 1 must be at least equal to the onset electric field ͑E SiO 2 onset ͒ for FN tunneling for pure SiO 2 . Note that the E SiO 2 onset is a constant for pure SiO 2 . The gate oxide voltage ͑V ox onset ͒ required to achieve the E SiO 2 onset can be described by
where I onset is the FN tunneling current at the electric field of E SiO 2 onset , and R 2 is the resistance of region 2. When there is nc-Si distributed in region 2, the nc-Si can form conductive percolation tunneling paths 5, 12 which reduce the R 2 . In other words, the presence of nc-Si in region 2 leads to a lower R 2 , and the R 2 decreases as the nc-Si concentration increases. Therefore, it can be concluded based on Eq. ͑1͒ that the onset voltage of the FN tunneling is lowered in the presence of nc-Si and it decreases with the nc-Si concentration.
The sample with nc-Si exhibits memory effect in terms of flatband voltage shift ͑⌬V fb ͒. As shown in Fig. 4 , the application of a positive gate voltage causes a positive flatband voltage shift ͑i.e., ⌬V fb Ͼ 0͒, while the application of a negative gate voltage leads to a negative flatband voltage shift ͑i.e., ⌬V fb Ͻ 0͒. This indicates that the application of a positive or negative gate voltage results in electron or hole trapping in the nc-Si, respectively. For both electron and hole trappings, the flatband voltage shift strongly depends on the nc-Si concentration. For example, for the application of +25 V for 1 s, ⌬V fb is 5.85 V for sample 1 while it is only 0.60 V for sample 2. On the other hand, the magnitude of ⌬V fb for positive gate voltage is larger than that for negative gate voltage, showing that electron tunneling into the nc-Si is easier than hole tunneling into the nc-Si.
From Fig. 4 , a steplike ⌬V fb can be observed for both positive and negative gate voltages. The phenomenon suggests single-electron trapping in nc-Si at room temperature. For the nc-Si with a size of ϳ5 nm in this study, the Coulomb charging energy of the nc-Si is estimated to be ϳ70 meV which is larger than the thermal energy ͑26 meV͒ at room temperature. 13 Therefore, the Coulomb blockade effect could occur at room temperature. The threshold voltage shift ͑⌬V th ͒ due to electron trapping in nc-Si is given by 13, 14 ⌬V th = npq ox
where n is the nanocrystal number density, p is the average number of electrons stored per nanocrystal, q is the electronic charge, ox and Si represent the permittivies of the oxide and Si, respectively, t ctl represents the thickness of the control oxide, and t nc is the linear dimension of the nanocrystal well. For nanocrystals that are 5 nm in dimension, a nanocrystal density of 2.5ϫ 10 12 cm −2 , and a control oxide thickness of 6 nm, the threshold voltage shift is ϳ0.8 V for one electron per nanocrystal. This value is comparable with the experimentally observed steplike ⌬V fb which is ϳ0.5-ϳ 1 V. On the other hand, the Coulomb gap voltage for addition of a single electron to a nanocrystal can be calculated with the formula of e / C ⌺ , where C ⌺ is an approximation to the nanocrystal capacitance. 3, 15 From the calculation, the Coulomb gap voltage is found to be ϳ + 1.8 V, which is also comparable to the experimental observation that every increment of ϳ2 V of the gate voltage leads to a steplike ⌬V fb . The steplike ⌬V th ͑threshold voltage shift͒ behavior has also been observed in nc-Si structures by other researchers and is convincingly attributed to the single-electron trapping effect. 16, 17 Of course, a more direct way to observe the single-electron effect is the measurement of the oscillation in the drain current of a MOS field-effect transistor ͑MOSFET͒ with nc-Si embedded in the gate oxide. 3, 18 However, such a measurement requires that the transistor size must be very small ͑typically in the order of 10 −16 m 2 ͒. To investigate the charge retention in the nc-Si, a gate voltage of +25 V is applied for 1 s on both samples 1 and 2. Then C-V measurement is carried out to measure the flatband voltage shift as a function of waiting time. The result is shown in Fig. 5 . There are no obvious changes in the flatband voltage shift for both samples 1 and 2 in the time frame of the measurement ͑10 5 s͒. Therefore, the actual chargeretention time is expected to be much longer than 10 5 s. This indicates that the ϳ6 nm SiO 2 between the metal gate and the nanocrystal layer is sufficient to hold the charge trapped in the nanocrystal. 
